Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

a question about residual jitter after equalizor in serDes applicaions

Status
Not open for further replies.
E

eejli

Advanced Member level 4
Joined
Mar 24, 2004
Messages
115
Helped
1
Reputation
2
Reaction score
2
Trophy points
1,298
Activity points
1,032
I recently know after RX equalizor, there is residual deterministic jitter of about 30 ps. Will this 30ps residual ISI be further rejected by CDR jitter transfer function? Since this 30ps is large, it will eat up a lot of jitter budget to pass the CDR jitter tolerance test.

Many thank.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top