Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] How to make DC check removal/recovery?

Status
Not open for further replies.
H

hayoula

Member level 1
Joined
Mar 5, 2012
Messages
32
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,567
Hi everybody,
Does anyone know how can we ask Design Compiler to check and solve removal/recovery violations of preset and clear signals?
I have enabled removal/recovery arcs using the following variable:
set enable_recovery_removal_arcs true
But still recovery/removal is not checked in DC and when I take the post-synthesis result to PrimeTime it violates about removal!
How can I enable it in DC?
 

to my knowledge enable_recovery_removal_arcs is the only method to enable reset recovery checks..
what kind of violation do you see in PT...
 

Hi englishdogg,

I have removal violation in PT!
 

i got that... i was refering as to did you try and debug why or has it not optimized that path..
can you copy the path here?
 

Yes, I checked the path in DC.
The Problem is that this path is considered to be unconstrained in DC and I don't know any other variable or parameter to set that changes this behavior.
 

you need to worry about removal vioaltions of less than clock period during DC. Since you dont fix removal vioaltions in DC . Right?. Same principle applicable to Hold will exist for Removal also during DC time. These are fixed post CTS. If removal vioaltions are more than 1 clock or sme thing then its constriant issue and need to fix.
 
Last edited:
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top