Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Nodeset for subcircuit

Status
Not open for further replies.
T

titanic

Newbie level 6
Joined
Jun 23, 2010
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,364
Hi,

For cadence analog design envirenment i built 32x32 memory array. I want to nodeset the sram latch.

If i use simulation -> convergence aids -> nodeset , i am gonna have to nodeset every instance of the 6T memory cell.


How can i nodeset subcircuit so that , every instance obeys that nodeset arrangement ..?


(i.e. making nodeset as a property of 6T sram subcircuit for simulation by default)

thanx in advance
 

Should be possible with a hierarchical netlist.
 

It would be easy with hspice or spectre in text mode. But I could not figure out with analog environment and virtuoso ...
 

AFAIR hierarchical netlisting is also possible within Virtuoso's ADE. Usually, netlisting uses the foll. default rep- & stopList:
Code: 
  repList "spectre cmos_sch cmos.sch schematic veriloga ahdl"
  stopList "spectre veriloga"

So if your memory cell has a spectre view, the stopList makes sure to netlist the cell hierarchically, i.e. won't go deeper into the schematic.

Hope this works!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top