Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
No, the height is different. It depends on vendor. Usually, there are two kinds of IO cells: inline and ataggered. Inline IOs are wider than staggerd, while staggered are higher than inline. The logicaly they are equivalent. You are using inline if your design if so called 'core limited' (the chip area is defined by core area). You are using staggered IOs when your design is 'pad limited' (you too much IO cells, so perimeter of your core is not able to place all IO cells, so you need to increase the chip area only due to big number of IO cells).
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.