Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

layout area calculation in cadence

Status
Not open for further replies.
K

kpkp

Newbie level 6
Joined
Jan 27, 2012
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,358
Hello everybody, I'm making design of SRAM cell in cadence 6.1.4 I have generated layout in virtuoso layout editor but i dont know how to calculate the area of layout... Can anybody help me?..Thanx in advance...
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top