Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

overshoot and undershoot

Status
Not open for further replies.

rudenia

Newbie level 3
Joined
Aug 13, 2004
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
47
undershoot trace impedance

what is overshoot and undershoot and how it could be avoided when designing the board?
 

overshoot and undershoot and simulation

it is ringing phenomenon at the rise time and fall time. It is due to impedance mismatch. So, make the interconnect trace has constant impedance.
 

undershoot impedance

ringing and over/undershoot is increased with shorter rise/fall time. If your rise/fall time is greater than 2-3 ns, you probably don't need to worry about trace impedance. But if your signal has rise/fall time shorter that 1 ns, you must ensure constant impedace and proper termination. However some termination schemes (serial termination) use the efect of overshoot, so it doesn't have to be a bad thing.

Find some great application notes from ON Semi about ECL termination and a great ECL book called ECL systems design handbook, practically a bible for ECL techology ;)

hope this helps,
rfmw
 

undershoot impedance cross talk book

because impedance mismatch!
 

voltage undershoot reliability

Overshoot may be avoided by placing a resistor at the source. It is often called source resistance. Although the resistor will less the amplitude of signal at same time, it will match the resistance at source terminal. I think the undershoot may be produced by the cross talk noise at most cases.
 

rise time over shoot

It not only a PCB layout problem, but also circuit design. In PCB layout, try to isolate the high speed signal to prevent it cross-coupling to other signals. Correct grounding scheme is also help a lot!
 

overshoot and undershoot reliability

Hi,
You can find details in this book :"High-speed digital design, a handbook of Black Magic". It's a good reference.
You can look for it on ebook forum.
 

high speed trace overshoot

It's reason is impedance mismatch
 

Pay attention to over and undershoot in High Speed Digital Design, becuase these transient can also exceed the maximun allowed voltage range of the I/O and reduce the reliability of a design.
 

I have one doubt.Can the overshoot value exceed the absolute maximum rating specified for it in the datasheet?
 

Of course it can, but this operation also can damage the device.
 

Overshoot and undershoot taked place due to impedence mismatch as many has mntioned above.
generally it is 3% to 5 % of the maximum value sometimes it will be mentioned in the datasheet directly but many tims it is mentioned indirectly
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top