Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

issues and remedies to a floating input in a logic gate

Status
Not open for further replies.
D

David_B

Newbie
Joined
Feb 10, 2012
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,281
Hi everyone

I was just wondering if anyone has some good articles for me to read on floating inputs on a logic gate.

The two issues im looking to understand are

1 What is the issue with using a floating input if it still works in terms of the output is still what you are desiring

and

2 How do you remedy a floating input. I heard you can connect it to ground or resistors etc so am looking to understand more on how floating inputs are dealt with

Some detailed articles will be appreciated. preferably something reputable

Thanks in advance for your time and responses

all the best
 

The issue is, "floating" can float where it pleases, later. Not
old timey TTL which has its own pullup current, but CMOS for
sure will drift on leakage alone, to "somewhere".

Some logic families you can just hard-tie. Some more latchup
prone ones want a resistor.

This is all pretty old, primitive, basic stuff and unlikely to see
"serious research". More likely you'd find what you're looking
for in application notes or old logic family databooks, from
back when those were actually printed.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top