P
prashnts.id
Guest
i need to have a systemverilog simulator for my study purpose.
from where can i download a simulator for free, supporting SVA and other system verilog constructs.
i might then go beyond that to study ovm/uvm 's..
platform is not an issue i am comfortable with all the os, be it windows/linux-debian/red-hat
also if there is ny book that can guide me through this (not LRM)
i need sumthing that has some example and sample problems.. or some sample DIY projects
not just simple construct tutorials
from where can i download a simulator for free, supporting SVA and other system verilog constructs.
i might then go beyond that to study ovm/uvm 's..
platform is not an issue i am comfortable with all the os, be it windows/linux-debian/red-hat
also if there is ny book that can guide me through this (not LRM)
i need sumthing that has some example and sample problems.. or some sample DIY projects
not just simple construct tutorials