Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

regarding non default rule

Status
Not open for further replies.

venkatramanan

Member level 4
Joined
Sep 24, 2011
Messages
69
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Location
bangalore
Activity points
1,685
what is the main purpose of using non default rule?already we having rules in tech lib?then y we are using that rule is clock specification file?
 

thank u :) another one doubt ...what is the differnce between clk buffer and normal buffer?
i know that clk buffer having equal rise time and fall time.and normal buffer not like that.but they asking what is schematic diagram for both what is funtional operation for both?
 

The Clock buffers would be bigger than the normal buffers in size.
U need equal rise and fall times for clock so that u have same amount of duty cycle.

Hope it helped....
 

Schematic will be same except for extra LVT or HVT layers. Functional operation ish. also the same except that clock buffers are used in clock paths and normal ones in data pat
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top