Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Integrate and dump block

Status
Not open for further replies.

snakshitha

Newbie level 3
Joined
Jan 14, 2012
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,301
Integrate and Dump Block in the Communications Blockset in Simulink introduces one sample delay in the output... Is there any way of removing tat one sample delay... Since I use a buffer(of size 48) after integrate and dump, Iam facing problems because tat one bit delay introduced by integrate and dump affects the frame 0f 48x1 that comes out of the buffer... Iam not able to get the correct result because of this problem... Please help me with this... Expecting ur response as quickly as possible... Thanks in advance:smile:
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top