Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Program counter (A, B) question?

Status
Not open for further replies.
D

dd2001

Full Member level 4
Joined
Apr 14, 2002
Messages
236
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Activity points
1,912
Design a 1.9G PLL for GSM, there two program counter, A and B, how to implement them?

Whicn one I should chose from following circuits

1. Simply use verilog to coding and synthesize
2. Use CML circuit?
3. Use TSP circuit?

Thanks
 

1. Simply use verilog to coding and synthesize


Control A and B register,

Frequency out=[64*(A+B)*Frequency reference
 

Control A and B register,

Frequency out=[64*(A+B)]*Frequency reference
Click to expand...
The Frequency out= [Pre *A +B] * Frequency reference
Pre is the prescaler count.
 

thanks.


Should design prescaler by hand, both schematics and layout? Since it operates around 4Ghz.
 

Yes, you have to design prescaler by hand for operating at 4GHz
You may need use CML flip-flop for your prescaler.
 

Where can I get a sample code for program counter A and B, also accumulator in verilog or VHDL?


Thanks
 

You can coding it easily, if you know how it work.
They are just 2 programmable counters.
You can find the programmable counter code on the verilog text book.
 

computer_terminator said:
You can coding it easily, if you know how it work.
They are just 2 programmable counters.
You can find the programmable counter code on the verilog text book.
Click to expand...

I am not sure those A, B counter coded in verilog realy works? Someone suggests that to design them by hand and layout by hand, also use diffrencial flip-flops, reduce switch noise. Is there anyone knows what about conmmercial version implementation, do they use verilog to coding A, B stuff.

Also, more on this, do they code accumulator in verilog also?
 

I think you want to design a delta-sigma/ PLL, right?
U can use HDL to design A,B counter as well as accumulator.
If you are good at logic design, you also can design them by hand.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top