Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
how should i write the VHDL codes for a counter that does a up count for the first input, down count for the second input, up count for the third input and so on ??
The description is not clear.
I guess that at each input pulse the operating mode of the counter toggles between up and down.
So you need (guess what) a toggle flip-flop whose output is the OPERATING_MODE signal - used to control the counter operations.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
