Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi
you didn't tell about what exactly making you confuse.Standard gates are also made from transistors only.Nand contains 2 Nmos and 2 Pmos,exactly the case with Nor.so transistor optimisation results in optimisation of Std gates also.
Plz go through any basic Digital VLSI book like(Wasete, Rabey)
If you are doing digital IC design, you are more related with stand cell, such as those cells in the timing library (*.lib and *.db).
You can not adjust the W/L of the transistor, you
just can select those stand cell with different driving
strength (X2, X4....)
For the analog design, you are facing many transitors. You directly adjust the W and L for different transistor...
For the RF, you just have several transistor to
play with... W/L also can be adjusted.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
