Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

same path with set_max_delay and false path, which gets priority?

Status
Not open for further replies.
H

huckle

Member level 3
Joined
Aug 27, 2011
Messages
60
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Activity points
1,647
A path has a set_max_delay and set_false_path, which one takes precedence?

Regards,
-huckle
 

Tool should give warning in this case and path should be considered as false path. What is the need of setting max delay on a false path.?
 

I guess , the constraint applied at the end takes precedence over the constraints applied prior to it
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top