Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

pulldown function in VerilogA

Status
Not open for further replies.
A

animotion

Junior Member level 1
Joined
Aug 22, 2009
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Ireland
Activity points
1,428
Forum Users,

Can anyone show me an example of how to implement
a pulldown function in verilogA?


I know that there is a "pulldown" command in the language however I have yet
to find an example showing how to use it.

The LRM is not helping me.

Rgrds,
 


Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top