Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

hold violation at faling edge

Status
Not open for further replies.

sun_ray

Advanced Member level 3
Joined
Oct 3, 2011
Messages
772
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,298
Activity points
6,828
What does it mean by hold violation is checked as falling edge and setup violation at rising edge? Why do we check hold violation at falling edge?
 

Where did you get these lines? Setup is checked at the next rising edge (for FF triggered by rise edge) and hold is checked at the same edge , not the falling edge. Please do double check.
 

Where did you get these lines? Setup is checked at the next rising edge (for FF triggered by rise edge) and hold is checked at the same edge , not the falling edge. Please do double check.

Yes, Hold is checked at same edge while setup is checked at next edge. Both are check at rising edge or falling edge depending on type of flop you are using.
Setup-time vs Hold-time « Techworld
 

yadavvlsi

What is it generally mean by "Hold is checked at same edge while setup is checked at next edge"? What is the reason behind checking the hold at same edge and not at the next edge?
 

Hold is checked at the same edge to make sure that the data is not captured by the capture FF before the previous data has been properly read (or simply put new data doesnot overwrite the previous before passing it on). This makes sure that we read the correct data always.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top