Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

need help about blanking pulse in sg3524

Status
Not open for further replies.
C

ch wazir

Full Member level 3
Joined
Oct 8, 2011
Messages
156
Helped
23
Reputation
46
Reaction score
20
Trophy points
1,298
Location
lahore
Activity points
2,114
can anyone plz describe the blanking pulse being used in sg3524, is it for determining the percentage of duty cycle,if so how it can be obtained.it'll highly appreciable if it is explained by wave shape of oscilloscope.
 

BLANKING
The output pulse of oscillator is used as a blanking
pulse at the output. This pulse width is controlled
by the value of CT.If small values of CT are
required for frequency control, the oscillator output
pulse width may still be increased by applying
a shunt capacitance of up to 100pF from pin 3 to
ground. If still greater dead-time is required, it
should be accomplished by limiting the maximum
duty cycle by clamping the output of the error amplifier.
https://www.st.com/internet/com/TECHNICAL_RESOURCES/TECHNICAL_LITERATURE/DATASHEET/CD00000117.pdf
 

The blanking is usually used to prevent a false pulse-shortening
from switching edge and subsequent supply / ground ringing.
It inhibits the reset of the timing cycle. This in turn creates a
minimum pulse width limit which can define the maximum step-
down ratio / minimum duty cycle.
 
  • Like
Reactions: yura717

    yura717

    yura717

    Points: 2
    Helpful Answer Positive Rating
dick_freebird said:
The blanking is usually used to prevent a false pulse-shortening
from switching edge and subsequent supply / ground ringing.
It inhibits the reset of the timing cycle. This in turn creates a
minimum pulse width limit which can define the maximum step-
down ratio / minimum duty cycle.
Click to expand...
my question is,is it possible, for example to get an output pulse of 5 ms on and 15 ms off ( 25% duty cycle) by clamping the error amplifier. regards
 
Last edited:

is it possible, for example to get an output pulse of 5 ms on and 15 ms off ( 25% duty cycle) by clamping the error amplifier.
Click to expand...
Yes exactly, by clamping the error amplifier voltage at compensation pin. The method is different from built-in blanking during capacitor discharge, which provided only very limited adjustment.
 
  • Like
Reactions: yura717

    yura717

    yura717

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top