avishek_sinha_roy
Junior Member level 1
i am designing a nand, nor, etc logic circuits(mosfet) using cadence @ 32nm technology.what should be the appropriate capacitive load that i have to use corresponding to fan out of 1?..............please give some links to read about this