Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

waiting for a outsourcing chance

Status
Not open for further replies.
L

liu_uestc

Junior Member level 1
Joined
Aug 24, 2005
Messages
16
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,367
hi, guys
i'm a icer.
7years digital ic design experiences.
7years professional digital ic verification experiences.
familarize:
verilog, systemverilog, vmm ,uvm ,xml ,perl ,c ,c++ ,design pattern ,csh ,vcs ,modelsim,and so on
specially, i familarize the source code of vmm and uvm and will finished works for you followed the first rate verification technology.
area:
tcp/ip ,network interface ,switch ,ddr ,pcie ,usb ,spi ,uart ,cpu, mcu ,vpn ,firewall , fpga ,and so on
now i'm wanting for a outsoursing chance strongly.
info:
mail: liu_uestc@163.com
msn: liu_uestc@hotmail.com
qq: 10863523
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top