Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Spacing between high voltage traces

Status
Not open for further replies.

prasguy

Member level 1
Joined
Aug 21, 2007
Messages
37
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,288
Location
Bangalore, India
Activity points
1,496
Hi All,

Pls tell me , how much spacing shd i provide b/w high voltage traces? for ex: if trace is carrying 100v.

We know that trace width is depend on current carrying, how abt trace spacing for high voltages?

Also, what shd be trace spacing between high voltage trace and signal trace, also whether we can provide same spacing in signal layers what we give for planes in internal layers? I use to give 20mil clearence in plane layers between the splits. So, shall i follow the same in external layer also?

-Thanks-
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top