Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Problem in designing 2500W 48VDV/220VAC quasi sine wave inverter

Status
Not open for further replies.

Mithun_K_Das

Advanced Member level 3
Joined
Apr 24, 2010
Messages
899
Helped
24
Reputation
48
Reaction score
26
Trophy points
1,318
Location
Dhaka, Bangladesh, Bangladesh
Activity points
8,252
I've been designing my quasi-sine wave inverter circuit for 48V/220VAC. Full-bridge is used and IR2110 is used for gate driver. I'm using contineous signals (4 gate different signals) to create quasi sine wave output. But the MOSFETs and IR2110s are damaging frequently even without any load. Need help in this case.
 

There are several possible reasons:
- wrong circuit connections (you didn't show a schematic)
- insufficient dead time of gate signals
- unsuitable circuit layout
 

Circuit connection is correct, and also layout is fine. I checked many many times. Only dead time is the factor. But as I know IR2110 maintain sufficient dead time this should not be the problem as the inverter runs sometimes fine. Once inverter works fine after 15-30mins it damage again without any pre-heated symptoms. This is making complexity. As the total circuit is very complex and large enough so I can't able to post diagram.
 

But as I know IR2110 maintain sufficient dead time this should not be the problem as the inverter runs sometimes fine.
IR2110 only assures delay matching better than 20 ns but doesn't care about dead times.
Once inverter works fine after 15-30mins it damage again without any pre-heated symptoms.
I agree, that this suggests correct waveforms in normal operation.

Occasional erratic function of the controlling software, or violation of maximum ratings in some less obvious regard would be the next likely explanation. This refers again to the circuit and layout point. You believe everything is correct. I say, if so, the inverter won't get damaged then.
 

Can you monitor the gate waveforms and the signals coming from the controller (microcontroller or IC) over the period of time till it gets damaged? This would show if there are any erratic signals coming from the controller. Then ensure that the voltage at the gate remains below the max VGS. As you are running from 48VDC, ensure that the auxiliary power supply voltage to the IR2110s and the drive section remains regulated and does not vary too much to cause a problem, such as exceeding device specifications or blowing off the MOSFET gates.

Hope this helps.
Tahmid.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top