Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ADC and sampling frequency

Status
Not open for further replies.

PlayaSlaya69

Junior Member level 1
Joined
Aug 17, 2011
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,455
Hi all, i have a quick question concerining sampling frequencies. I have the ADC of my microcontroller set up with the maximum sampling frequency of 15 kHz but the programme uses timer interrupts to fill an array with ADC values at a rate of around 2 kHz.

My question is if i were to design an anti aliasing filter for the system would i need to use the sampling frequency of the ADC or that of the timer interrupt system. Any help would be greatly appreciated. Thanks in advance.
 

Hey there,

I think we need some more clarification what your system is doing. Why are you sampling at 15 kHz and get new values at 2 kHz?

If you acquire samples of your signal at a rate of 15 kHz, you can capture all frequencies up to 7.5 kHz.

If you acquire samples of your signal at a rate of 2 kHz, you can capture all frequencies up to 1 kHz.

The higher frequencies need to be filtered away prior to sampling.
 

filter should be designed to frequency of signal that you have to measure.by considering sampling theorm ,i think u have signal frequency of at least 1khz.then better to design for 1khz
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top