Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Linearity of MOS transistor_the meaning

Status
Not open for further replies.
A

akkafrawy

Newbie level 4
Joined
Sep 24, 2011
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,330
Hi, can anyone tell me what does " a 10 bit linearity can be extracted from 90nm CMOS transistor" mean? how is it related to the Ids-Vgs of such a transistor? Has it a relation to the dynamic range?...any info, thx
 

This is a very vague term to be used for a single CMOS transistor. Usually ENOB is used in ADCs to express their DR equivalence in bits. Can you share its reference ?
 

dragonfury said:
This is a very vague term to be used for a single CMOS transistor. Usually ENOB is used in ADCs to express their DR equivalence in bits. Can you share its reference ?
Click to expand...

Unfortunately, I don't have ref., but i heard it a lot in many lectures
 

it might be dealing with missmatch of MOSFETs (say better 0.1%), providing 10-bit linearity e.g. in current steering DAC
 
Or it can be that a MOS transistor with a certain THD (Id vs Vg) corresponds to an equivalent SDR (signal to distortion) which results in 10bit ENOB.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top