Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to simulate the monte-calro method in HSPICE with TSMC process.

Status
Not open for further replies.

Kyunghoon Kim

Newbie level 1
Joined
Sep 21, 2011
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,286
Thanks for reading the question.
I want simulating the Monte-Carlo simulation in TSMC process(65nm).
But i want just mismatch factor(inner die or inner wafer variation) in the simulation, but don't want include the process skew - such as TT/SS/FF.
When i look at the model parameter, it has several selection items but i cannot find what i want.

How can i solve this thing?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top