Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Reason for the deflection in output voltage from PLL

Status
Not open for further replies.
D

denniskthomas

Newbie level 5
Joined
Jul 13, 2011
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,355
Hello friends,

We are using one PLL IC (CD 4046) in our circuit to generate output voltage in DC corresponding to the phase difference between two i/p square signals.One is the VCO from PLL and the other one is from outside.

CD4046 pdf, CD4046 description, CD4046 datasheets, CD4046 view ::: ALLDATASHEET :::


The circuit is working.....but one problem we r nw facing is the output voltage keeps on increasing..........
Can anyone suggest what is the reason for that? it wil be very helpful if u provide us a suggestion
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top