Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Yes Pure systemC is more than 10 times faster than pure Verilog.
But SystemC & Verilog mix is slower than pure verilog This is because
in this case SystemC and verilog communication happens using PLI for
every clock event and this is too much burdon on simulator.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
