Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What's the best SRAM configuration? (4T, 5T, 6T, etc)

Status
Not open for further replies.

ajhunt18

Member level 1
Joined
Jul 4, 2011
Messages
38
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
1,554
What's the best SRAM configuration? (4T, 5T, 6T, etc). I am designing an SRAM with low power and low leakage in digital implementation using Verilog coding (VCS simulation). Also, what's the best technique I can use to minimize the leakage?

Thank You!
 

what structure of 5T like?
4T just derived from 6T(2T as resistor in 4T).
 

I am actually designing in digital implementation. I will use latches instead of nmos or pmos transistors. I'll be using cross-coupled inverter.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top