Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

this two cmos nor gates circuit functions as..

Status
Not open for further replies.

sagar474

Full Member level 5
Joined
Oct 18, 2009
Messages
285
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,318
Location
India,kakinada
Activity points
3,122
picture_2.png

can you explain me please
 

Look timing picture in web-site

when input pulse is on, it is inverted and draws capacitor voltage down
inverted output goes high state
capacitor is charging ( RC-time constant)
when capacitor voltage is high enought inverted output goes down
and we got output pulse timed with RC.

KAK
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top