Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Digital Error Correction in a 1.5 Bit Pipeline ADC

Status
Not open for further replies.

mischivis

Junior Member level 2
Joined
Mar 24, 2011
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,425
I understand that digital error correction for a pipeline ADC which is based on 1.5 bit per stage
is used in order to correct offsets from comparator, opamp, etc. My question is, how does
it actually correct this offset? What is the exact mechanism that allows you to be able
to tolerate a larger comparator offset just because you have digital correction. The way I
see it, the digitial correction is just a bunch of adders!
 

... how does it actually correct this offset?
What is the exact mechanism that allows you to be able to tolerate a larger comparator offset just because you have digital correction.
Find here a short overview on the RSD (Redundant Signed Digit) principle: View attachment RSD-principle_overview.pdf

A comprehensive description of the RSD mechanism can be found here:
B. Ginetti, P.G.A. Jespers, and A. Vandemeulebroecke, “A CMOS 13-b cyclic RSD A/D converter”
IEEE Journal of Solid-State Circuits, vol. 27, pp. 957–964, July 1992.


The way I see it, the digitial correction is just a bunch of adders!
Right, see here: View attachment RSD_ to_binary_2s_complement_conversion.pdf
 
  • Like
Reactions: twlin1

    twlin1

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top