+ Post New Thread

Results 1 to 4 of 4

- 2nd August 2011, 08:06 #1

- Join Date
- Aug 2011
- Posts
- 2
- Helped
- 0 / 0
- Points
- 882
- Level
- 6

## 4-bit parity generator

Want to design a circuit that takes a serial data stream from data in input. The output of the

circuit is high if data in on previous four clocks has even number of ones. E.g. the

output on nth clock is high if the data in on clocks (n-1), (n-2), (n-3) and (n-4) has

even number of ones.

Can anyone please help me with the State Machine of the same ?

Thanks.

- 2nd August 2011, 08:06

- 3rd August 2011, 09:42 #2

- Join Date
- Jul 2004
- Posts
- 46
- Helped
- 4 / 4
- Points
- 1,840
- Level
- 9

## Re: 4-bit parity generator

Hi MjWasHEre,

May be by using a binary counter feed by your data stream, and you test the bit 0. But it should be 1 if odd and 0 if even, so just add an inverter.

- 3rd August 2011, 09:42

- 4th August 2011, 09:44 #3

- Join Date
- Nov 2010
- Posts
- 17
- Helped
- 3 / 3
- Points
- 453
- Level
- 4

- 4th August 2011, 09:44

- 10th August 2011, 08:26 #4

- Join Date
- Jun 2011
- Posts
- 12
- Helped
- 0 / 0
- Points
- 310
- Level
- 3

## Re: 4-bit parity generator

Hi

Well i will suggest you a rather easy solution. Design a 4-bit shift register (SISO) and take the outputs of the 4 flipflops and give it to 4 i/p XNOR gate the o/p of XNOR gate will be ur even parity generator.

Hope u will find this post helpful.

+ Post New Thread

Please login