+ Post New Thread
Results 1 to 4 of 4
  1. #1
    Newbie level 1
    Points: 251, Level: 3

    Join Date
    Aug 2011
    Posts
    1
    Helped
    0 / 0
    Points
    251
    Level
    3

    4-bit parity generator

    Want to design a circuit that takes a serial data stream from data in input. The output of the
    circuit is high if data in on previous four clocks has even number of ones. E.g. the
    output on nth clock is high if the data in on clocks (n-1), (n-2), (n-3) and (n-4) has
    even number of ones.

    Can anyone please help me with the State Machine of the same ?

    Thanks.

    •   Alt2nd August 2011, 07:06

      advertising

        
       

  2. #2
    Member level 2
    Points: 1,840, Level: 9

    Join Date
    Jul 2004
    Posts
    46
    Helped
    4 / 4
    Points
    1,840
    Level
    9

    Re: 4-bit parity generator

    Hi MjWasHEre,

    May be by using a binary counter feed by your data stream, and you test the bit 0. But it should be 1 if odd and 0 if even, so just add an inverter.



    •   Alt3rd August 2011, 08:42

      advertising

        
       

  3. #3
    Junior Member level 1
    Points: 453, Level: 4

    Join Date
    Nov 2010
    Posts
    17
    Helped
    3 / 3
    Points
    453
    Level
    4

    Re: 4-bit parity generator




    •   Alt4th August 2011, 08:44

      advertising

        
       

  4. #4
    Newbie level 6
    Points: 310, Level: 3

    Join Date
    Jun 2011
    Posts
    12
    Helped
    0 / 0
    Points
    310
    Level
    3

    Re: 4-bit parity generator

    Hi
    Well i will suggest you a rather easy solution. Design a 4-bit shift register (SISO) and take the outputs of the 4 flipflops and give it to 4 i/p XNOR gate the o/p of XNOR gate will be ur even parity generator.
    Hope u will find this post helpful.



+ Post New Thread
Please login