Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

comparator offset 8 bit sar adc

Status
Not open for further replies.
A

arash81

Newbie level 1
Joined
Jul 26, 2011
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,287
hi everybody ,

I am designing a 8 bit sar adc with a single comparator. I have following questions :

1 . is the comparator offset an issue?
2. what is the maximum comparator offset value that can be tolerated for a sar adc?
3.if the comparator offset needs to be canceld what canselation technics can be used?

thanks for helping me
 

1 . is the comparator offset an issue? Yes

2. what is the maximum comparator offset value that can be tolerated for a sar adc? beyond +/- 2.5V. if the offset uf beyond its reference point, the ADC will not recognize whether it is a MARK or SPACE (1/0).

3.if the comparator offset needs to be canceld what canselation technics can be used? always set your comparator to 0 LEVEL, meaning add a reference point.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top