Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] use of common centroid in layout

Status
Not open for further replies.
N

nishanthpv

Junior Member level 2
Joined
Jul 5, 2011
Messages
20
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,435
Hi,
I want to make the layout of a non-overlapping clock generator. In that circuit i am using two delay elements each of which is a cascade of even number of slow inverters having small aspect ratios(20 inverters in series). Can i use common centroid or some another layout techniques while making layout of the delay elements?
thanks in advance
nishanth
 

i don't think there need some special techniques
 
hi nishanthpv,

I would not do the layout in common centroid or using other different layout technique. I would just draw each branch (CLK1, and CLK2) similar in order to help the achieving of nearly 50% duty.

Regards.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top