Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

weak inversion current

Status
Not open for further replies.

rosaeidi

Full Member level 2
Joined
Dec 19, 2006
Messages
143
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,298
Activity points
2,129
Hi

I'm confused with NMOS and PMOS transistors in subthreshold region.

Which of them has the higher current value, for a given value of Vgs?
Which of them has the higher subthreshold slope?
Which of them has the higher value of threshold voltage?

I'm working with 90nm Tech.

Rosa
 

In weak inversion the current varies exponentially with gate-to-source bias VGS as given approximately by 5b9727f63fc863196c6f4e0fefc6954b.png.
where ID0 = drain current at VGS = Vth, the thermal voltage VT = kT / q and the slope factor n is given by n = 1 + CD / Cox, with CD = capacitance of the depletion layer and COX = capacitance of the oxide layer. With the same physical (W and L) and process parameters (dopping levels) NMOS will have higher drain and sub-threshold leakage current as the mobility of electrons is higher than holes.

Slope in sub-threshold region will be same as both CD and Cox are same in both cases.

Threshold voltage mainly depends on: Gate insulator thickness, Substrate dopping levels, Gate material, temperature.. So threshold voltage will also be same for NMOS and PMOS for same physical and process parameters.


MOSFET - Wikipedia, the free encyclopedia
Threshold voltage - Wikipedia, the free encyclopedia
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top