Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to minimize parasitic component ?

Status
Not open for further replies.
P

pankaj.patil

Junior Member level 3
Joined
Mar 22, 2011
Messages
26
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,457
Hello Sir

How to minimize parasitic components(inductor and capacitor) come inaction at RF frequency in PCB fabrication ?
What is their effect on circuit ?
and How can the minimize ?

Sir, can you suggest me any book or application notes so I can clear my basic regarding this ?

Thank You
 

To minimise parasitic capacitance in PCB:
1. Reduce the trace length with respect to the ground plane directly below it
2. Increase the gap space between adjacent traces running in parallel
3. Avoid the use of vias

To minmise parasitic inductance in PCB:
1. Increase the gap space between adjacent traces running in parallel
2. Avoid the use of vias
3. Do not run traces between two planes (of different grounds)
 
You may increase the electric power supply or make ground plane to minimize radiation of bottom and use multi-layer PCB , Material's board should inactive to working frequency .

Try make/use small circuit device as you can !
 

Depending on the circuit's frequency of operation, you might consider utilizing the parasitic R, L & C of the substrate to your benefit, and set up a transmission line.

If you are about a few tens of MHz, you can make those type of structures work for you, rather than against you. Check out Microwaves101.com, or, more directly **broken link removed** (perhaps microstrip, or maybe stripline).
 

SkyHigh said:
To minimise parasitic capacitance in PCB:
1. Reduce the trace length with respect to the ground plane directly below it
2. Increase the gap space between adjacent traces running in parallel
3. Avoid the use of vias

To minmise parasitic inductance in PCB:
1. Increase the gap space between adjacent traces running in parallel
2. Avoid the use of vias
3. Do not run traces between two planes (of different grounds)
Click to expand...

Thank You Sir
Sir Can you suggest me any book for this ?
If possible send me link to download the book.

Thank You
 

enjunear , you miss Art of Analog Design ? Microwave Theory Book : test signal to our circuit and out S Parameters , Black Box .
 

hi the best book for this element is compact element by bahl which contain the full information about inductor and capacitance
 

phongphanp said:
enjunear , you miss Art of Analog Design ? Microwave Theory Book : test signal to our circuit and out S Parameters , Black Box .
Click to expand...

With no reference to what frequency range/rise times the OP's signal is operating at, I can't give a good answer. If it's getting up there, simply making a proper TL structure can solve a LOT of issues. The digital folks I work with learn that from time to time (especially when they forget to set up their lines properly, and their jitter performance falls apart) :wink:
 

I mean you can try make the close loop of circuit for some type of noise !
 

Make sure you separate your CW and Pulsed designs. You mentioned 'jitter' which implies a system with a very fast pulse rate. Those rules for design are little bit different from microwave design (CW).

Another tip for designing RF and Microwave boards is to always try to use high Q elements. Also make sure you check the SRF's too.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top