Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

hold checks on half cycle paths

Status
Not open for further replies.
A

asicganesh

Member level 3
Joined
Oct 18, 2007
Messages
58
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,288
Activity points
1,681
How PT does hold check for half cycle paths?
 

Lets say clk edges are 1 2 3 4

For HOLD capture clock edge 1
For HOLD source clock edge 2
 

Hi friend,
Half cycle path scenario like data Launch through +ve edge and Capture through _ve edge fp.
L-clk period 2: +ve edge is occurred 0 2 4 6 8 10
C-clk period 2: -Ve edge is occurred 1 3 5 7 9 11

Setup check: at edge 2 at L-clk : C-clk setup check edge 3
Hold check : at edge 2 at L-clk :C-clk hold check edge 1 ...it means in half cycle path hold check we will get half cycle more hold margin.So will get large +ve slack

Correct me if it is wrong
Thanks
 

You are right. Hold is relaxed and Setup is more strict when you have half cycle paths
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top