Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Assertion is showing pass in waveform and fail in log file.

Status
Not open for further replies.

digesh055

Newbie level 4
Joined
May 4, 2011
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Bangalore
Activity points
1,327
Hi,
I am using questa sim.
While checking assertion, It is showing pass in the waveform, but its showing fail in log file.
Assertion logic is right and signals is also behaving right.
 

Hi,
I am using questa sim.
While checking assertion, It is showing pass in the waveform, but its showing fail in log file.
Assertion logic is right and signals is also behaving right.


please send me code
 

please find a code below.
I have used some inbuilt rtl signal that I have assigned in assertion file.
e.g. =assign hzl_pix_data_0_temp =mc_test_top_m.U_mc_dut.mc_fracpel_ctrl_L0_inst.hzl_pix_data_0_temp;



property FT_LUMA_FRACPEL_HZL_PIX_DATA0_1_TMP;
disable iff(!nReset || sReset) @(posedge clk)
((hzl_ipol_1pix_vld_0_i )&&
((MVx_prd_ass [1:0]==1 && MVy_prd_ass[1:0]==2) ||
(MVx_prd_ass [1:0]==3 && MVy_prd_ass[1:0]==2)))
|-> hzl_pix_data_0_temp ==((({hzl_pix_data_0_i[24],hzl_pix_data_0_i})+26'd512));
endproperty : FT_LUMA_FRACPEL_HZL_PIX_DATA0_1_TMP
a_FT_LUMA_FRACPEL_HZL_PIX_DATA0_1_TMP:assert property (FT_LUMA_FRACPEL_HZL_PIX_DATA0_1_TMP);
c_FT_LUMA_FRACPEL_HZL_PIX_DATA0_1_TMP:cover property (FT_LUMA_FRACPEL_HZL_PIX_DATA0_1_TMP);
 

Re: Assertion is showing pass in waveform and fail in log file.

please find a code below.
I have used some inbuilt rtl signal that I have assigned in assertion file.
e.g. =assign hzl_pix_data_0_temp =mc_test_top_m.U_mc_dut.mc_fracpel_ctrl_L0_inst.hz l_pix_data_0_temp;
I have declared module for assertion.



property FT_LUMA_FRACPEL_HZL_PIX_DATA0_1_TMP;
disable iff(!nReset || sReset) @(posedge clk)
((hzl_ipol_1pix_vld_0_i )&&
((MVx_prd_ass [1:0]==1 && MVy_prd_ass[1:0]==2) ||
(MVx_prd_ass [1:0]==3 && MVy_prd_ass[1:0]==2)))
|-> hzl_pix_data_0_temp ==((({hzl_pix_data_0_i[24],hzl_pix_data_0_i})+26'd512));
endproperty : FT_LUMA_FRACPEL_HZL_PIX_DATA0_1_TMP
a_FT_LUMA_FRACPEL_HZL_PIX_DATA0_1_TMP:assert property (FT_LUMA_FRACPEL_HZL_PIX_DATA0_1_TMP);
c_FT_LUMA_FRACPEL_HZL_PIX_DATA0_1_TMP:cover property (FT_LUMA_FRACPEL_HZL_PIX_DATA0_1_TMP);
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top