Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: Ask for cut-off frequency simulation procedure in Cadenc
Hi.
Since the transistor parameters are usually obtained in a typical operation region, you may not obtain the fT frequency directly from the simulation. Instead, you will obtain the gain at -3dB cutoff frequency, and fT will be obtained by extrapolating the curve. Since the frequency characteristics of the transistor shows only one pole, the result obtained from the extrapolation will be fairly correct. If you want to get the correct fT, then, you will use the network analyzer. The frequency at which the parameter s_21 is unity is the fT.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
