Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

confusion in sequential circuit

Status
Not open for further replies.

jp619

Junior Member level 1
Joined
Feb 28, 2011
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,399
sequential circuits are the ones which depend on present and pass input values.... then if an AND gate is given a feedback from its output, does it become a sequential circuit??? justify..
 

In any circuit, if the output is fed back as an input, that circuit can be say as sequential circuit...
But it should have clock pulse..

Deepsss.....
 
Last edited:

    V

    Points: 2
    Helpful Answer Positive Rating
An and gate with feedback (a logic loop) is still a combinational circuit. Sequential circuits need FFs and a clock.
 

please can you elaborate wrt defination of sequential circuit that i have given, that would be really helpful.
 

hi...
Your definition that you have given is not very much correct.. Because, based on the definition "the ones which depend on present and pass input values", the NAND gate which has feedback is sequential circuit.. but.. Clock pulse is the main thing in sequential circuit..... Now are u clear..?

Deepsss...
 

sequential circuits are the ones which depend on present and pass input values....
This is the defintion that is e.g. given by Enoch in his profound text book Digital Logic and Microprocessor design with VHDL. In so far any logic circuit with feedback, that acts as a state memory must be considered as sequential circuit. Also edge sensitive flip-flops are build from individual logic gates at the gate level.

The classification of logic feedback circuits as sequential hasn't to do with preferred or recommended methods for sequential design. In this respect an asynchronous logic loop would be replaced by a clocked flip-flop construct, that has a simple deterministic timing. I was referring to this menaning of sequential circuits in my first post #3. But thinking about your definition, i see that it's generally correct and applies to any kind of logic with feedback.
 
  • Like
Reactions: jp619

    jp619

    Points: 2
    Helpful Answer Positive Rating
By defination its ok ...
But at real time And gate whos in put fed back to its input .
I thinks its little bit tricky ..
Consider

and if its default o/p is zero as most of the IC's have ...
Then it will not wait for the second one its o/p will be zero continuesly
So in this way it depends only on o/p or previous state
look like Sequential CCt
 
  • Like
Reactions: jp619

    jp619

    Points: 2
    Helpful Answer Positive Rating
A usable sequential circuit should allow to set a defined state by input signals. A single AND gate actually doesn't. A RS latch formed by two NOR or NAND gates would be a more reasonable example.
 

    V

    Points: 0
    No comments
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top