Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

the relationship between INL and the output residue of each stage

Status
Not open for further replies.

richardhit

Newbie level 1
Joined
Mar 25, 2011
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,288
Hi All,
I am designing a 10-bit pipelined ADC with an on-chip sample and hold amplifier that operate at 40MHz with a power supply of 3V.
I don't kown the relationship between INL and the output residue of each stage.
For example, when I simulate the pipelined adc, which is differential input. The positive input is 2V, and the negative one is 1V, while the common mode voltage is 1.5V. The resolution of each stage is 2.5bit.
Assumed the requirement of INL is +-0.3LSB,
how does the output residue of each stage meet the requirement of INL?
Please forgive my ignorance.
Thanks.
Best regards.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top