ytmm
Newbie level 6
Hello;
I want to ask a few questions about performance of FPGA cores at high clock frequency. I'm trying to operate my system at 500 MHz. I will use FFT core, dds core, FIR filter core of xilinx with my system.
I can generate a system with the cores at 500 mhz succesfully on ISE 11.5; but I wonder if FFT, DDS and FIR filters can operate at 500 mhz together and correctly or I should operate these cores at different frequencies.
what kind of problems may occur at high frequencies?
Is there anyone who had an experience about it? Could you suggest me a method about this subject?
Thanks
I want to ask a few questions about performance of FPGA cores at high clock frequency. I'm trying to operate my system at 500 MHz. I will use FFT core, dds core, FIR filter core of xilinx with my system.
I can generate a system with the cores at 500 mhz succesfully on ISE 11.5; but I wonder if FFT, DDS and FIR filters can operate at 500 mhz together and correctly or I should operate these cores at different frequencies.
what kind of problems may occur at high frequencies?
Is there anyone who had an experience about it? Could you suggest me a method about this subject?
Thanks