Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Image Processing in FPGA

Status
Not open for further replies.
rohitchawda

rohitchawda

Newbie level 5
Joined
Mar 12, 2011
Messages
9
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,293
Location
I am a Traveller...
Activity points
1,340
Hello !

I want to perform image processing in FPGA. Can anyone please help how to start up with writing the VHDL code. I have tried doing through matlab and then converting to VHDL. But I want to start afresh using VHDL coding only. Please help me through.

I have spartan 3e board.

Thanks in Advance
 

normally, its easier if you get started and come here with any specific problems.
 

Some basic mistakes people do while coding image processing algorithms in vhdl are:
1)Creating too many RAM's and trying to access them in parallel.
2)Using for loops like in C. Long loops may never get synthesised.

Some soultions:
1)Use pipelining.
2)Instead of doing 100 operations in one clock cycle, use 100 clock cycles to do the operation.
3)check the RAM resources of the fpga before you start declaring the memory types in code.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top