Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

generated clock at two different nodes but referring to same clock

Status
Not open for further replies.
A

aaruljain

Newbie level 2
Joined
Mar 4, 2011
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,294
Hi,

I have a divide-by-2 clock in the design which is then muxed with TEST_CLK and also another functional clock before being used in the design.
Now my question is what is the difference between creating a generated clock at the output of divider and creating a generated clock at the output of mux?

Regards
 

No difference. but I'd be more comfortable to generate a clock on the flop output since setting a clock on combinational logic requires to use dont_touch so that it won't be optimized away.
 

Will there be differences in where the muxes are placed? At the end of clock-tree trunk or at the start of it.
What I mean is that the clock output coming out of muxes will see bigger skew if the generating node was at the flop, although the flops being driven will not see any difference.

I am just trying to confirm my understanding on how clock tree is built.

Thanks for the reply.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top