Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

S-Parameters in a JFET amplifier

Status
Not open for further replies.

mateusbatera

Member level 2
Joined
Nov 30, 2010
Messages
42
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Activity points
1,606
I am simulating a Common Source FET amplifier in ADS, and analyzing S-Parameters, but I have a few questions.

The simulation result shows really bad S11 (close to 0 dB). I wonder if this is ok. I mean, the amp's input impedance is high, so the huge mismatch is causing this behavior.

The idea here is to use this as a voltage amplifier, not a power amplifier, so is it correct to say that the power reflection is not an issue, as long as a voltage appears in the output?
 

Yes, could be OK if your signal souce, where the gate is connected, doesn't need to be matched to the load.
 

    V

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top