Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What is the derating factor in contex to IC design?

Status
Not open for further replies.
There's many possibilities to consider:

overall power consumption
current (goes along with above)
thermal junction temperature (also related to the above)
 

It is an extra pessimisam added in Static Timing Analysis , to account for the On chip Variation effects

10 % derate in simple terms means , over designing the timing by 10 % . So that chip will work at the desired frequency , even if there is a variation effect acroos
the die
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top