Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Slow lib for setup and fast lib for hold check.!

Status
Not open for further replies.
yadavvlsi

yadavvlsi

Advanced Member level 3
Joined
Nov 19, 2010
Messages
977
Helped
487
Reputation
972
Reaction score
459
Trophy points
1,343
Location
Bangalore, India
Activity points
6,991
We use slow libraries for setup time and fast libraries for hold time voilation check. Why it os so?
 

yadavvlsi said:
We use slow libraries for setup time and fast libraries for hold time voilation check. Why it os so?
Click to expand...

SETUP:
flop_launch_clk_edge->combo_logic_delay->flop_capture_clk_edge. Setup is defined as the amount of time required for the signal to be valid before the capture clock edge. This is effected by delay of the source flop and combo logic. If the signal is too close to the capture clock edge (I.e lots of delay) then it will violate setup time. max delay / slow libraries are needed to verify this path

HOLD:
When the source flop launches a signal the previous state must be maintained for the specified hold time before the signal transitions to it's new value.
Fast libraries are need to verify that at the flops fastest operation there will be a minimum hold time value held before the signal transitions to it's new state.
 
Because setup violation happens in the path with maximum delay and hold in the path with minimum delay. So we take worst case and the best case to fix both..
 

correct as jeevan said
jeevan.life said:
Because setup violation happens in the path with maximum delay and hold in the path with minimum delay. So we take worst case and the best case to fix both..
Click to expand...
 

In OCV(On-Chip Variation) mode, setup check uses the timing delay values from the Max library group for the data and the launch clock network delay. And uses the delay values from the Min library group for the capturing clock network delay assuming that the clocks are set in propagated mode.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top