Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Calculate Miller Capacitance from Model Parameters in Cadence

Status
Not open for further replies.
C

cl254

Junior Member level 2
Joined
Jun 25, 2009
Messages
23
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,458
Dear all,

How to calculate miller capacitance from the model parameters of a transistor that's biased up?

Another related question is that when I want to use simple equation to find a particular parameter, say use Cgs as part of ft expression, how to find this capacitance? Since there are Cgs, Csg (for Cgd, there is also Cdg)?

Thank you.
 

Those parameters are inputs, not results, and Cxx swing all
over the place with bias. If you want to calculate them, dig
up the model equations (for whichever model you are using,
of the many possible) and have yourself a time. You would
be better off with the OP results if you don't want to waste
an afternoon.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top