Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How do I implement the sampling in FPGA?

Status
Not open for further replies.
Y

Yihan

Newbie level 6
Joined
Jan 28, 2011
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,359
Hi, I was asked to figure this out at work and I need some help!

I have a LVDT (Linear Variable Differential Tranformer) that spits out sine waves at 2 KHz, and I want to sample those sine waves 20 times per cycle (sample rate = 40 KHz?). Eventually those sampled rms values will be used for calculating addition, subtraction, divisions and CRCs in the FPGA (A3PE3000). Also, there is a 1.5ms delay from the LVDT to the FPGA.

How do I implement the sampling in the FPGA? a demodulator?

Thanks
 

Re: questions about FPGA

Yihan,

You may have to put a ADC (Analog to Digital Converter) on the source of your 2kHz signal. I am not sure there are converters build into FPGA's. You could consider a PIC processor, they have build in ADC, and your functionality can be done in software. Depending on your FPGA the processor route could be less power.

Other wise, the interface to a ADC to/from an FPGA is quite simple. Just gather your samples, do your math and generate your output.

Sckoarn
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top