Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DAC Design ( binary weighted Capacitor)

Status
Not open for further replies.

vimedu

Junior Member level 2
Joined
Nov 29, 2009
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,426
I am design a DAC ( binary weighted DAC). My analog input ranges from .5 V to .75 V.
How much should be my Vref in the design? And how to decide ?

Please anyone help me
 

how many bits are there in your DAC?? i think the Vref depends on that....
the Vout=Value(digital) *Vref/(2^N) [for N bit DAC]
 

What ever Vref you decide with direclty affect your opamp specs . vref is normaly given and from VRef we decide LSB and opamp specs .
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top