Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Avoid optimizing particular RTL flop/logic in DC

Status
Not open for further replies.
R

raviram80

Member level 3
Joined
Jun 8, 2009
Messages
65
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,750
Hi All,

I wanted to know how is it possible to avoid DC to optimizing a particular rtl flop so that DC does not remove it by optimizing since the flop has missing connection but is needed for further scan insertion

Can you please tell me ?

Thanks,
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top