Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Delay Fault test on 74 series chips problem encountered

Status
Not open for further replies.

doremifaso

Newbie level 6
Joined
Jan 6, 2011
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,370
Hi!

I am now doing a project on delay fault test on 74series chips. The attachment is my quartus II project with design for delay fault test on 7400 (two inputs Nand gates) as example.

Since the chips delays are in nanoseconds, I use pll in quartus to step up the frequency from 50Mhz to 500Mhz and I connected to the 74161 ( BCD counter).

I am using Altera DE2 board for my delay fault test on HD74LS00P chip. From the data sheet, it say that this chip has at least 9 to 15 ns switching characteristic. But when I use my quartus design on the hardware, my 74161 counter is not functioning at all. May I know why and how to solve it? Does the high frequency inputs can test on the hardware like 74 series IC chips?

Thanks!
 

Attachments

  • johnson.rar
    100.4 KB · Views: 64

Not sure I understand, but if a chip has 15ns switching delay, then it can run at a maximum of 66MHZ. If you're trying to run at 500MHZ, well....
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top